Abstract--The ATLAS end-cap muon level-1 trigger system is divided into three parts; one off-detector part and two ondetector parts. Application specific IC (ASIC) and FPGA (Actel anti-fuse) are actively used in on-detector parts. Data transfer with LVDS is used between two on-detector parts (15m apart) and G-link with optical transmission(90m) is used from one of the on-detector parts to the off detector part. These components will suffer for ten years the radiation of approximately 200Gy of total ionizing dose (TID) and a hadron fluence of 2x10 10 hadrons/cm 2 . We have investigate systematically the radiation susceptibility to both total ionizing dose and single event effects for ASIC, FPGA, and Commercial Off The Shelf (COTS) serializer and deserializer chipsets for LVDS (two candidates) and G-link (one) together. In this presentation we report the result of irradiation tests for these devices and discuss validity of them to use in the system.
links are serial transmission, we need a serializer at the transmitter and a deserializer at the receiver side.
The on-detector parts will be exposed to the radiation of 200Gy of total ionizing dose and a hadron fluence of 2x10 10 hadrons/cm 2 for ten year of the normal operation [2] . Thus we must clarify all the devices to survive in this radiation environment with no degradation in performance in terms of total ionizing dose (TID) and single event effects (SEE). We have made the radiation level measurements of them using γ-ray from Cobalt 60 for TID and 70MeV proton beam for SEE.
We intend to use 0.35µm standard CMOS technology of Rohm [3] for ASIC fabrication and Actel [4] anti-fuse based FPGA chips. For the LVDS data transfer, we have selected two Commercial-Off-The-Shelf serializer and deserializer chipsets (one from Texas Instruments (TI) [5] and one from National Semiconductor (NS) [6] ). For the G-link, we have uniquely selected one Agilent [7] chipset and an optical transceiver by Infineon [8] .
In the next section, we discuss the setup and procedure of the radiation test for both TID and SEE level measurements. In Section III we list the results of the measurements. We discuss the characteristics similarity and difference for the radiation of CMOS and the Actel anti-fuse FPGA chips, and two candidates of the LVDS serializer and deserializer chipsets in detail. Finally in Section IV we give summaries of the results and conclusion.
II. RADIATION TEST SETUP AND PROCEDURE
To obtain the TID levels we have used a γ-ray irradiation facility of Research Center for Nuclear Science and Technology (RCNST) of University of Tokyo. To obtain the SEE levels we have used a proton irradiation facility of Cyclotron and Radio Isotope Center (CYRIC) of Tohoku University.
A. Facility and Procedure for TID measurement
The γ-ray irradiation facility of RCNST is two-story structure; an irradiation room on the downstairs and a store with a lead container for the irradiation sources on the upstairs. 48 pencil type rods as radiation sources are filled in a cylindrical vessel, which moves between the upstairs and the downstairs via remote control system. The maximum strength 60 Co as the source and the irradiation rate was set to 500Gy/hr. As this irradiation facility is widely being used, the dose rate is periodically calibrated using a Fricke Radiation Meter. The irradiation and the annealing were done at room temperature, around 25 O C. During the irradiation and the annealing, DUTs were biased without clock and the current were monitored. The functionality was checked before and after the irradiation and the annealing.
B. Facility and Procedure for SEE measurement
From the cyclotron, 70MeV Proton beam was extracted through a Ti foil of 20mmφ and 100µm thickness into air and was impinged to a DUT. A target board and a ZnS fluorescence screen were mounted on an X-Y stage. The beam position was first monitored by the fluorescence screen and then the target board was moved to the beam position (The beam was stopped with a beam stopper during the X-Y stage was moving.). Actual beam profile and beam intensity were measured, individually for each chip with dosimetry of a 100µm thick Cu foil placed in front of the DUT. The beam intensity at the final beam stopper was around 2 -4nA. The beam was intentionally broadened up to the size of around 20mmφ.
III. RADIATION TEST RESULTS

A. CMOS and Actel Anti-fuse FPGA 1) CMOS
An ASIC chip to be mounted on an the-detector system is called Patch Panel (PP) ASIC. The PP ASIC has 32 identical channels. Each channel receives a binary data (hit on/off) with LVDS level from a front-end TGC channel (wire group or strip) through an ASD (Amplifier-, Shaper and Discriminator) [5] . Each channel has a variable delay circuit to adjust the delay of input data with 25ns/32 steps (32 delay cells) after conversion of the LVDS signal to a single ended TTL. In order to keep 25ns delay after 32 delay cells, a PLL circuit (phase detector, charge pump and another 32 delay cells with a loop back) is used commonly for all the 32 channels to adjust the delay.
We have tested four PP ASIC chips. Three chips were irradiated up to 300Gy, and the other one was irradiated to 850Gy. As shown in Fig.1 (a) , until 300Gy, we have observed no increase of the static current for all the chips. The current of the fourth one was increased from 49nA to 81nA monotonically as the irradiation level increased from 500Gy to 850Gy. In the mean time in order to observe any characteristic change of a circuit in a Rohm 0.35µm chip caused by the irradiation, we have processed a ring-oscillator circuit in an independent chip with the same technology. The circuit is connected with 501 NAND gates to form a ring to make the oscillation frequency. We have also irradiated this chip as the same condition as the one for PP ASIC. Fig. 1 (b) shows the frequency change with the irradiation. We can find the frequency was increased till 600Gy, then it was decreased, namely the circuit response became once faster owing to the irradiation, and then it became slower.
We have processed a 4 bit 256 stage shift register into an independent ASIC chip for SEE test in order to evaluate σ SEE for Rohm 0.35µm CMOS chips. We have produced four chips of this shift register ASIC for σ SEE estimation. In the SEE test of this special ASIC, we have observed total 185 times of soft SEE (SEU; single event upset) and no hard SEE (SEL; single event upset)for four chips with 6.3x10 12 protons/cm 2 of the total integrated proton intensity injected (fluence). Thus the σ SEE is estimated as 2.8x10 -14 cm 2 /bit. for a JTAG routing controller and a VME driver, which is commonly used for modules mounted in the on-detector VME crate. The Axcelerator chip is a large scale FPGA with the embedded memory. We use this chip for a transmitter and receiver of the readout data transfer.
The static current for four Axcelerator series FPGA chips versus the absorbed dose is shown in Fig. 2(a) . In the measurement, the operation of the built-in circuit (a ring oscillator with 101 NAND gates) has been paused for 10 seconds in every one minute regularly. This makes sawtoothed structure in the graph. The frequency of the ring oscillator versus the dose is shown in Fig. 2(b) . In the current measurement, we observed two different currents per chip, one is observed in the I/O cell which needs 3.3V power, and the other one is for the core logic part which is operated with 1.5V. From both figures, we found that neither significant current increase nor frequency change has been observed in all the four chips tested. We have done the same measurement for SX-A series chips. Dynamic range of the change with the dose for both the leak current and the frequency of the SX-A series chips were greater than one of the Axcelerator series ones.
We find that the radiation susceptivity of the Axcelerator chips is comparable with the Rohm 0.35µm CMOS. The Axcelerator chips were processed with more advanced technology of 0.15µm CMOS anti-fuse than SX-A ones. This makes presumably the radiation tolerance of the Axcelerator stronger than SX-A and comparable with Rohm ASIC chips.
For 
B. Two LVDS serializer and deserializer chipsets
LVDS links are used to data transfer from front-end ondetector one to the second on-detector part over 15m with USTP (un-shielded twisted pair) category 5 cables. For the serial data transfer with the LVDS link, we have two selections for Commercial-Off-The-Shelf serializer and deserializer chipsets (one from Texas Instruments (TI) [2] : SN65LV1023/1224 and one from National Semiconductor (NS) [3] : DS65LV1023/1224). Both chipsets have identical functionality and even the same pin allocation, though the frequency range is slightly different. We have irradiated four samples from each LVDS chipset candidate with γ-ray till 300Gy. The leak current of all the samples were stable during irradiation, and kept preirradiation level up to 300Gy. One sample among four from each candidate was exposed further to 1600Gy. Figure 3 shows the dependence of the leak current on the absorbed dose up to 1600Gy for a TI sample. Both serializer (Tx) and deserializer (Rx) of the TI candidate showed increase of current after 800Gy till 1000Gy, and abrupt current drop immediately after 1000Gy. An LVDS link could no longer be established after the current drop while the chipset of NS candidate has no significant increase of the current even up to 1600Gy. In the SEE test, the serializer and deserializer were mounted on an identical PC board. We have checked the functionality during the proton irradiation remotely by sending and receiving some bit patterns with the monitor board. We have tested two pairs for each NS and TI candidate. The data taken in the test for two LVDS chipsets are summarized in Table II .
In Table II , we have classified the abnormalities observed during the irradiation into two classes. If the monitor board detects different bit pattern rather than the pattern which it has sent, then it is regarded as an SEU error. The link failure means that the deserializer could not synchronize its clock with the clock embedded in the data sent, i.e. it could not phase-loop lock the clock with one sent from the serializer.
Based on Table II , we have estimated σ SEE independently with two error categories and listed in Table III. Since we have about 10000 LVDS link connections in ondetector part, we can estimate 0.6 SEU errors and 0.4 link failures per day regardless of the product vendors. 6.3x10 -13 Fig.4 Time dependence of error (link failure and bit failure) incidence for deserializer (Rx) chips of NS and TI. Although TI chip has very small rate for the error occurrence, it has broken (due to Single Event Latchup) after proton irradiation of 1200Gy.
If, however, we compare time dependence of error incidence of Rx, for example, for both vendors, we find very different characteristics between two vendors as shown in showed seldom SEU and link failures. All TI Rx showed, however, significant increase of the source current after the proton dose of 300Gy up to 1200Gy where all the TI Rx are broken. The increase of the source current has been observed already in the TID test for TI samples as shown in Fig.3 .
As far as the SEE test results are concerned, the chipset of both vendors are satisfied with the condition for the criteria issued by the ATLAS radiation working group [7] . TI chipsets has been observed with significantly less number of SEUs and link failures than NS while TI Rx was broken at around 1200Gy irradiation level. For the ATLAS muon endcap electronics, however, as 1200Gy radiation level is beyond the maximum limit for the region we are concerned, we will use TI chipsets eventually in the electronics system.
C. G-link serializer and deserializer chipset
Four Agilent G-link chipsets with Infineon optical transceivers were irradiated with γ-ray up to 300Gy in the TID measurement. During the irradiation, we kept continued the data transfer between G-link Tx and Rx via the optical transceivers monitoring the bit transfer error. None has shown distinct current increase till 300Gy dose, and no bit error has been observed in this test system setup.
We have also measured data transfer errors and link failures as a similar way to the LVDS test. We have made also qualification test of an optical transceiver for the proton irradiation beside Tx and Rx.
We have made a PC board mounting the chipset together with the optical transceiver. We have exposed 70MeV proton beam to these chips. (Total two samples for each chip have been tested). In Table IV , we summarized the aggregate sum for number of SEUs detected and number of link-lock failures with the total integrated proton intensity (F) for all three Glink chips. Even after the link failure observed in Tx, synchronization were recovered autonomously for all 77 cases. The recovery time was 8µs in average, and it never exceeded 10µs as the longest. Three link failures out of total 162 link failures observed in Rx were failed to re-lock autonomously but recovered using self-recovery method installed in Rx chip. In this case the recovery for phase loop lock takes 38.4µs.
We have estimated separately the cross sections σ SEE for SEU and link failure and summarized them in Table V. IV. SUMMARY
The radiation tolerance of Rohm 0.35µm CMOS ASIC chips as well as two Actel Anti-fuse chips have been examined with the TID and SEE level measurements. From both measurements, we have found that Actel SX-A chips have more susceptive to radiation than the Axcelerator chips, and that the susceptibility of the Axcelerator ones is more-or-less the same as Rohm CMOS 0.35µm ASIC chips. Although there are several drawbacks in anti fuse FPGAs like its one-time programmability or low logic density, we can elevate the usage of the anti-fuse FPGA chips even in the radiation condition rather than ASIC.
We have found very different radiation characteristics for two types of LVDS chipsets (NS and TI) both in TID and SEE measurements. The NS ones have many SEU or link failure but immune to TID while TI ones have relatively insusceptible to SEE if the absorbed dose is less than 1000Gy. From TID measurement, TI chips have a structure also at around 1000Gy as seen in Fig.3 . TI chips are more qualified than NS chips if the dose is less than 1000Gy. The G-link chipset has shown also no problem for our usage.
